

02-18-00

A

Please type a plus sign (+) inside this box → ☐

PTO/SB/05 (1/98)  
 Approved for use through 09/30/2000. OMB 0651-0032  
 Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE  
 Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

# UTILITY PATENT APPLICATION TRANSMITTAL

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Attorney Docket No. 3025.1US (95-1003.1)

First Inventor or Application Identifier Trung T. Doan

Title CONTACT/VIA FORCE FIELD TECHNIQUES AND RESULTING STRUCTURES

Express Mail Label No. EL500249180US

## APPLICATION ELEMENTS

See MPEP chapter 600 concerning utility patent application contents.

ADDRESS TO: Assistant Commissioner for Patents  
Box Patent Application  
Washington, DC 20231

1. ☒ \* Fee Transmittal Form (e.g., PTO/SB/17)  
(Submit an original, and a duplicate for fee processing)
2. ☒ Specification [Total Pages 21]  
(preferred arrangement set forth below)
- Descriptive title of the invention
  - Cross References to Related Applications
  - Statement Regarding Fed sponsored R & D
  - Reference to Microfiche Appendix
  - Background of the invention
  - Brief Summary of the invention
  - Brief Description of the Drawings (if filed)
  - Detailed Description
  - Claim(s)
  - Abstract of the Disclosure
3. ☒ Drawing(s) (35 U.S.C. 113) [Total Sheets 4]
4. Oath or Declaration [Total Pages 1]
- a. ☐ Newly executed (original or copy)
  - b. ☒ Copy from a prior application (37 C.F.R. § 1.63(d))  
(for continuation/divisional with Box 17 completed)  
[Note Box 5 below]
  - i. ☐ DELETION OF INVENTOR(S)  
Signed statement attached deleting  
inventor(s) named in the prior application,  
see 37 C.F.R. §§ 1.63(d)(2) and 1.33(b).
5. ☒ Incorporation By Reference (useable if Box 4b is checked)  
The entire disclosure of the prior application, from which a  
copy of the oath or declaration is supplied under Box 4b, is  
considered to be part of the disclosure of the accompanying  
application and is hereby incorporated by reference therein.

6. ☐ Microfiche Computer Program (Appendix)
7. Nucleotide and/or Amino Acid Sequence Submission  
(if applicable, all necessary)
- a. ☐ Computer Readable Copy
  - b. ☐ Paper Copy (identical to computer copy)
  - c. ☐ Statement verifying identity of above copies

## ACCOMPANYING APPLICATION PARTS

8. ☐ Assignment Papers (cover sheet & document(s))
9. ☐ 37 C.F.R. § 3.73(b) Statement ☐ Power of Attorney  
(when there is an assignee)
10. ☐ English Translation Document (if applicable)
11. ☒ Information Disclosure ☐ Copies of IDS  
Statement (IDS)/PTO-1449 Citations
12. ☐ Preliminary Amendment
13. ☒ Return Receipt Postcard (MPEP 503)  
(Should be specifically itemized)
- \* Small Entity ☐ Statement filed in prior application,  
Statement(s) Status still proper and desired  
(PTO/SB/09-12)
14. ☐ Certified Copy of Priority Document(s)  
(if foreign priority is claimed)
15. ☐ Other: .....
16. ☐ Other: .....

\* A new statement is required to be entitled to pay small entity fees, except where one has been filed in a prior application and is being relied upon.

17. If a CONTINUING APPLICATION, check appropriate box, and supply the requisite information below and in a preliminary amendment:

☐ Continuation ☒ Divisional ☐ Continuation-in-part (CIP)

of prior application No. 09/146,719

Prior application information: Examiner T. Quach

Group / Art Unit: 2814

## 18. CORRESPONDENCE ADDRESS

☐ Customer Number or Bar Code Label

(Insert Customer No. or Attach bar code label here)

or ☐ Correspondence address below

Name	Edgar R. Cataxinos				
	Trask, Britt & Rossa				
Address	P.O. Box 2550				
City	Salt Lake City	State	Utah	Zip Code	84110
Country	U.S.A.	Telephone	(801) 532-1922	Fax	(801) 531-9168

Name (Print/Type)	Edgar R. Cataxinos	Registration No. (Attorney/Agent)	39,931
Signature	<i>Edgar R. Cataxinos</i>	Date	02/17/00

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Box Patent Application, Washington, DC 20231.

02/16/00

jc645 U.S. PTO

09506204-021600

jc503 U.S. PTO

09/506204

02/16/00

PATENT  
Attorney Docket 3025.1US (95-1003.1)

NOTICE OF EXPRESS MAILING

Express Mail Mailing Label Number: EL500249180US

Date of Deposit with USPS: February 17, 2000

Person making Deposit: Jared Turner

APPLICATION FOR LETTERS PATENT

for

**CONTACT/VIA FORCE FILL TECHNIQUES AND RESULTING STRUCTURES**

Inventor:  
Trung T. Doan

Attorney:  
Edgar R. Cataxinos  
Registration No. 39,931  
TRASK, BRITT & ROSSA  
P.O. Box 2550  
Salt Lake City, Utah 84110  
(801) 532-1922

# CONTACT/VIA FORCE FILL TECHNIQUES AND RESULTING STRUCTURES

## BACKGROUND OF THE INVENTION

5        Cross Reference to Related Application: This application is a divisional of application Serial No. 09/146,719, filed September 3, 1998, pending.

Field of the Invention: The present invention relates to semiconductor devices and, more particularly, to a low temperature method of filling contact holes or vias with a low melting point aluminum material and subsequently depositing a second layer dopant  
10       for diffusion into the aluminum-filled contact hole or via to form an alloy therein.

State of the Art: As semiconductor device dimensions shrink, both gap-fill and planarity of the dielectric films become increasingly important. These challenging gap-fill requirements have initiated and stimulated a search for new processes and materials. Many of these devices, such as advanced ultra-large scale integrated (ULSI) devices,  
15       utilize elaborate, multi-level metallization schemes to enhance performance and achieve functional integration. As these device dimensions shrink, intra-lead capacitance becomes a major limiting factor in determining the total interconnect capacitance. Use of multi-level metal structures incorporating low dielectric constant materials is therefore necessary to limit the impact of capacitance on power, cross-talk, and RC delay of dense,  
20       deep sub-half micron interconnects.

      Due to the ease of its integration therein, aluminum materials are a preferred material for contact/via resistances, fewer overall process steps, and improved electromigration performance. While aluminum reflow has been used for filling contacts and vias having widths equal to or smaller than 0.5  $\mu\text{m}$ , aluminum reflow processes have  
25       not been widely accepted due to the higher deposition temperatures required in comparison to filling processes employing metals or alloys having lower melting-point temperatures than aluminum materials. Additionally, aluminum reflow processes are usually ineffective in completely filling contacts and vias having high aspect ratios, that is, contacts and vias having a high ratio of length or depth of a hole or via in relation to  
30       the preplated diameter of the contact or via.

Various methods of spreading aluminum or other conductive film on the principal surface to fill the contact holes are already in practical use. These methods include a high temperature sputter method, a bias sputter method, and a reflow after sputter method. A major disadvantage of these conventional aluminum reflow processes is the sensitivity of reflow to surface conditions, hole profile and the type of substrate material. For example, conventional hot sputter deposition and/or reflow processes rely on the diffusive mobility of the atoms. Reflow characteristics are adversely affected by higher contact/via aspect ratios and the typical protrusion of sputtered barrier layers at the hole entrance, making consistent global filling difficult to achieve. Other detriments to complete filling include the presence of spin-on dielectrics and the associated out-gassing from the vias during the reflow process. Global filling is of particular concern for sub-half micron applications since a feasible aluminum reflow technology must be capable of achieving at least an equivalent yield and reliability as compared to conventional technologies, such as a tungsten plug process.

To alleviate some of these problems, a high pressure (>700 atm) forced fill Al-plug process has been used for sub-half micron contact and via hole filling. This process typically consists of a bake, soft sputter etch, barrier deposition and aluminum plug formation. The aluminum hole filling is achieved via a two step process. As shown in FIGS. 1 and 2 (representing a section or segment of a semiconductor wafer 30), aluminum is applied to insulating layer 24 (typically comprising a dielectric such as SiO<sub>2</sub>, boron nitride, and silicon nitride) through a conventional sputter deposition technique at about 400°C. Prior to the deposition of aluminum, holes or vias 25 are created (e.g. by etching) in insulating layer 24. The deposited aluminum fills or bridges the mouth of each hole 25 with metal alloy layer 22. However, due to the high aspect ratio of the formed hole and the inherent surface tension of aluminum alloy layer 22, void 26 usually forms inside each hole below the filled or bridged mouth. The wafer is then transferred under vacuum to a so-called FORCE FILL™ Module, shown schematically in Fig. 7, consisting of a high pressure chamber 80 with two radiant heaters 82 for controlling the temperature of wafer 84. Outlet port 88 is connected to a vacuum and controls

pressurization of and removal of gases from chamber 80. Inlet port 86 is connected to a pressurized source of gas, such as argon, for pressure regulation within chamber 80 and introduction of a precursor for plasma formation. The deposited aluminum is then forced into the holes by pressurizing the chamber, usually to about 760 atm, with argon while maintaining the temperature at about 400°C. As a result of the forced external pressure (represented by arrows 27 in FIG. 2), the aluminum bridge over hole or via 25 is deformed or extruded inwardly to accomplish complete hole filling, as shown in FIG. 2.

For purposes of the forced fill process, use of a low melting-point aluminum alloy (e.g. alloys of aluminum containing between about 10% and about 60% copper), which flows at reduced temperatures, is preferred over pure aluminum or high melting-point aluminum alloys, such as alloys containing 98% aluminum and 2% copper. As a consequence, because lower temperatures can be used for effective hole filling, the respective wafer or substrate containing the hole undergoes less thermal stress, which decreases the potential for damage to the structures, and ultimately the complete devices, being formed on and in the semiconductor material. On the other hand, high melting-point aluminum alloys, such as the Al-Cu alloy referenced above, possess superior electromagnetic and stress migration properties in comparison to low melting-point aluminum alloys and would thus be favored for use in contact/via fill processes if the disadvantages thereof could be reduced or eliminated.

Thus, it would be advantageous to provide an aluminum plug fill process which could be carried out at reduced temperatures and which also affords the superior electromagnetic and stress migration properties inherent in high melting-point aluminum alloys.

## SUMMARY OF THE INVENTION

The present invention is directed to an improved method for filling contact holes or vias of semiconductor devices and the resulting structures. The improved method begins with insertion of the semiconductor wafer or other substrate of semiconductive material, having one or more contact holes or vias formed in an insulating layer overlying

009720-40290560

a wafer substrate, into a high-pressure heated chamber. A low-melting point base layer of aluminum material is then deposited over the insulating layer and into the contact holes or vias. During the deposition step, the wafer is heated up to the melting point of the aluminum material to reflow the same into the contact hole or via. Once deposition is completed and while maintaining the temperature elevated, the chamber is pressurized to force the aluminum material into the contact holes or vias and thus eliminate voids present therein under the aluminum material base layer. A second layer of material, comprising a metal or alloy to be used as a dopant source, is then deposited over a top surface of the deposited aluminum material base layer and allowed to diffuse into the aluminum material base layer in order to form a substantially homogenous aluminum alloy within the contact hole or via. The newly formed homogenous aluminum alloy possesses the desirable characteristics of the previously-mentioned high melting-point aluminum alloys, but without the associated difficulties and disadvantages of depositing such alloys in their preformed state. Formation of the homogenous aluminum alloy within the contact holes or vias of the wafer thus improves the strength, stress migration, and electromagnetic properties of the contacts or vias in a viable, economical manner easily applied to existing fabrication methodologies.

#### BRIEF DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWINGS

While the specification concludes with claims particularly pointing out and distinctly claiming that which is regarded as the present invention, the advantages of this invention can be more readily ascertained from the following description of the invention when read in conjunction with the accompanying drawings, in which:

FIG. 1 is a cross-sectional view of a portion of an integrated circuit structure created through conventional sputter deposition of an aluminum alloy over a via or contact;

FIG. 2 is a cross-sectional view of the integrated circuit structure of FIG. 1 illustrating a high pressure forced fill process applied subsequent to the deposition step of FIG. 1;

FIG. 3 is a cross-sectional view of a portion of an integrated circuit made in accordance with the present invention after high pressure forced fill of a contact hole or via with the aluminum material base layer;

FIG. 4 is a cross-sectional view of the integrated circuit structure of FIG. 3 after deposition of a diffusion layer over the aluminum material base layer;

FIG. 5 is a cross-sectional view of the integrated circuit structure of FIG. 3 after the diffusion layer has diffused into the underlying aluminum layer to form an alloy of the two materials;

FIG. 6 is a cross-sectional view of a portion of a multilevel wiring structure made in accordance with the principles of the present invention; and

FIG. 7 is a schematic representation of a FORCE FILL™ Module used to carry out the present invention.

#### DETAILED DESCRIPTION OF THE INVENTION

Referring to FIG. 3, a cross-sectional view of a portion of a wafer or integrated circuit segment 30 is depicted. For purposes of this application, the term “wafer” or “integrated circuit” includes not only traditional wafers, but other substrates of semiconductor materials formed in different manners and specifically contemplated silicon-on-insulator (SOI) structures, silicon-on-ceramic structures, and layers of other semiconductive materials such as gallium arsenide and indium phosphide. For purposes of simplicity, elements common to FIGS. 1 and 2 will hereinafter be numbered identically in subsequent figures. The wafer 30 includes a semiconductive substrate layer 32 and an interlayer isolation or insulation layer 33. A contact hole or via 37 is defined by sidewall 34, extending from a principal or top surface 36 of insulation layer 33, to a bottom wall 35 that is defined by an exposed surface portion of the substrate layer 32. Contact hole 37 is representative of a plurality of contact holes or vias formed in wafer 30 and associated with the same or other circuit structures.

The hole filling process of the invention is suitable for, although not limited to, sub-half micron contact and via hole filling. The method can be applied in the fabrication

of a variety of semiconductor devices and ULSI circuits, such as dynamic random access memories (DRAMs), static random access memories (SRAMs), flash memory processors, and application-specific integrated circuits (ASICs). While the diameter of contact hole 37 in most of these devices is typically less than or equal to 50  $\mu\text{m}$ , it can be extended to any diameter in which substantially complete yield of contact filling is achievable. Where multiple-level metal formation is desired, such as in DRAM generation, contacts and vias with varying diameters can be patterned after interlevel dielectric deposition and planarization.

Generally, the hole filling process is initiated by performing the forced fill process, previously described in conjunction with Fig. 2, with a low melting-point aluminum alloy base layer 38 being deposited on top surface 36 of insulation layer 33, as shown in Fig. 3. Low melting-point aluminum alloys suitable for use in the hole-filling step of the present invention include any aluminum alloy having a lower melting point than those alloys, such as an aluminum alloy containing 98% aluminum and 2% copper which has a melting point of about 650°C., which are typically used in hole filling processes. Alternatively, low melting-point aluminum alloy base layer 38 can be selectively deposited over the contact hole 37 areas and not over top surface 36 of insulation layer 33. This selective deposition step can be facilitated through the use of a masking step or any other method known in the art for selective deposition of materials.

The aluminum layer used to fill the top of each hole 37 may be deposited through conventional sputter deposition techniques (also known as physical vapor deposition (PVD)). In this preferred method, a solid slab of a low melting-point aluminum alloy is electrically grounded within a vacuum chamber to form a "target". A gas, typically argon, is introduced into the chamber and is ionized to a positive charge, thus forming a plasma. The positively charged argon atoms are attracted to the grounded target and accelerate toward the target, eventually striking the target and causing the aluminum atoms to scatter into the vacuum chamber. The sputtered aluminum atoms or molecules scatter in the chamber, with some coming to rest on wafer 30. Once the initial aluminum alloy layer is deposited, plasma continues to contact and heat aluminum alloy layer 38,



thus facilitating reflow of aluminum alloy layer 38 into the holes 37. Advantageously, heat produced in the aluminum material 38 due to argon ion plasma irradiation dissipates through the wafer 30 towards a wafer support structure (not shown) of the PVD chamber. The dissipation of heat keeps wafer 30 at a sufficiently low temperature capable of preventing an adverse chemical reaction or thermal stress from taking place between aluminum alloy layer 38 and both insulating layer 33 and substrate layer 32 of wafer 30.

The sputter deposition technique is preferably conducted at a temperature of about 400°C. A heater 82 (Fig. 7), contained within the evacuation chamber 80 (Fig. 7), can be used to subsequently heat aluminum alloy layer 38 to a sufficiently high temperature to cause the aluminum alloy layer 38 to reflow into contact hole 37. Alternatively, it is possible to heat the aluminum alloy layer 38 for reflow simultaneously while irradiation with the plasma is performed, especially when a reduction in the argon ion and plasma energy is desired.

A principal feature of the sputtering process is that the “target” material is deposited on the substrate 32 over insulating layer 33 without chemical or compositional change, such as seen in the process of chemical vapor deposition (CVD). Deposition of aluminum through sputtering, as opposed to a CVD process, eliminates the need for deposition of TiN, which is required to ensure consistent nucleation of CVD-deposited aluminum prior to such deposition. Another advantage of sputtering over CVD is the conservation of target material composition.

Adhesion of the sputtered film to the top surface 36 of the insulation layer 33 is also improved in comparison to evaporation processes (such as electron-beam evaporation and inductive heating evaporation). The higher energy of the arriving aluminum atoms provides better adhesion, and the plasma environment (i.e., the ionized argon gas) inside the chamber has a “scrubbing” action on principal surface 36 and within contact hole 37 surface that cleans these surfaces and thus enhances adhesion.

Various sputtering methods can be used in the method of the invention, such as diode sputtering using direct current, diode sputtering using radio frequency, triode sputtering, or magnetron sputtering. Sputter deposition of aluminum according to such

processes bridges the top of each contact hole 37 and at least a portion of top surface 36 of the insulation layer 33 with aluminum, usually leaving an underlying void 26 inside hole 37, as previously described and shown in Fig. 1. High aspect ratio contacts and vias (i.e., contacts and vias having a high ratio of length or depth of a hole or via in relation to the preplated diameter of the contact or via) are particularly prone to incomplete filling of the hole 37.

According to the principles of the present invention, it is possible to thoroughly fill contact hole 37 with a low melting-point aluminum alloy layer 38, even where contact hole 37 has a high aspect ratio, while maintaining semiconductor substrate 32 at an appreciably low temperature, such as 400°C. This low temperature process advantageously prevents impurities, usually emanating from insulation layer 33, from being taken into aluminum alloy layer 38, giving aluminum alloy layer 38 a substantially flat or planar surface which facilitates its working into and alignment with the wirings and surrounding structures. Furthermore, the low temperature process decreases the attendant thermal stress typically seen between substrate 32, insulating layer 33, and aluminum alloy layer 38 when using high temperature reflow processes.

Removal of the void inside contact hole 37 (already removed in Fig. 3) is accomplished through a forced fill process, as described above. However, because low melting point aluminum alloys are used in place of the aluminum alloys traditionally used in the forced fill process (e.g. aluminum alloy containing 98% Al and 2% Cu, pure Al, or metal and alloys having a melting point greater than pure Al), operating pressures and temperatures may be reduced below conventional levels while still achieving complete hole filling. Alternatively, due to the lower melting point of the selected aluminum alloys, complete hole filling can be accomplished more rapidly when applying conventional operating pressures and temperatures.

As shown in Fig. 4, following the deposition and forced fill steps, a second diffusion layer 40 of metal or alloy is deposited onto an exposed or outer surface 39 of the aluminum alloy layer 38. Suitable alloys for use as second layer 40 include alloys of aluminum containing from about 10% to about 60% copper, from about 10% to about

70% silver, greater than about 20% zinc, and greater than about 30% tin. In one preferred embodiment, substantially pure copper is used as the diffusion or dopant source and forms the second layer 40. Alternatively, an Al-Cu alloy can be used as a copper diffusion source. Suitable elements for use as a diffusion or dopant source include any metal or alloy which can be made to diffuse into the underlying aluminum alloy layer 38 and form a homogeneous aluminum alloy having desired electromagnetic and stress migration properties applicable for ULSI devices. Preferred alloys for use as second layer 40 include alloys of aluminum containing copper, silver, zinc, and tin. Preferred metals for use as second layer 40 include copper, silver, zinc, tin, and magnesium.

Where aluminum alloy base layer 38 is selectively deposited over the contact hole 37 areas and not over top surface 36 of insulation layer 33, as previously described in the alternative embodiment, second diffusion layer 40 of metal or alloy is selectively deposited onto exposed or outer surface 39 of the aluminum alloy layer 38. This selective deposition step can be facilitated through the use of a masking step or any other method known in the art for selective deposition of materials.

The metals and alloys forming second layer 40 can be deposited through any suitable deposition technique. One preferred deposition technique involves the deposition of copper by an electroless process. Traditional electroless copper plating processes, wherein an alkaline chelated copper reducing solution deposits a thin copper layer (usually 20 to 100  $\mu\text{in}$ ) on surfaces, can be employed in the instant process. Generally, the electroless plating process is initiated by combining a source of copper, such as copper sulfate ( $\text{CuSO}_4$ ), with a reducing agent (preferably formaldehyde) to reduce the elemental copper (i.e.,  $\text{Cu}^{+2} = 2\text{e}^- \rightarrow \text{Cu}^0$ ). Sodium hydroxide is simultaneously combined to maintain the pH between about 11.5 and 12.5 in order to optimize aldehyde reduction. Complexers, such as EDTA and tartrates, hold the copper cations in solution at a high pH. In such a manner, metals such as copper and nickel can be deposited on underlying aluminum alloy layer 38 to form second layer 40. Those skilled in the art will recognize and apply the process steps, specific operating conditions, and process controls

required to carry out electroless plating of second layer 40 according to the principles of this invention.

Vacuum evaporation is another technique which can be used for the deposition of metals on aluminum alloy layer 38. Vacuum evaporation takes place inside an evacuated chamber, where a metal is heated to a liquid state so that the atoms or molecules evaporate into the surrounding atmosphere within the chamber. Any known and suitable evaporation method (e.g., filament, electron beam, and flash hot plate evaporation) can be used to evaporate the metals, which will eventually form second layer 40, in the vacuum system. Vacuum evaporation is preferably performed with pure metals, as alloys are difficult to deposit by this method due to the different evaporation rates at specific temperatures for each element comprising the alloy, which would lead to deposition of second layer 40 having a different composition than the source alloy material.

Another preferred deposition technique involves PVD or sputter deposition, as described above with respect to the deposition of aluminum alloy layer 38. In contrast to the sputter deposition of aluminum alloy layer 38, the target can comprise any suitable or desirable metal (except aluminum) or alloy which makes an effective diffusion or dopant source (e.g., Cu or AlCu). As previously discussed, various sputtering methods can be used, such as diode sputtering using direct current, diode sputtering using radio frequency, triode sputtering, or magnetron sputtering.

Sputter deposition is particularly well suited when depositing an alloy as second layer 40, since sputter deposition does not rely on evaporation of materials having different evaporation rates. For example, in sputtering, an aluminum and 2% copper target material yields a substantially unchanged aluminum and 2% copper alloy layer 40 over aluminum alloy layer 38.

As shown in Fig. 5, once the second layer 40 is deposited onto the aluminum alloy layer 38, the second layer element(s) diffuse into and form a substantially homogeneous aluminum alloy layer 50. The second layer element(s) 42, constituting the material of the dopant source, is uniformly distributed throughout the aluminum alloy layer 38 by subjecting wafer 30 to elevated temperatures (preferably 400-500°C), thus forming new

alloy layer 50 over insulating layer 33 and within the contact hole 37. An annealing step can be added to improve dopant distribution and further diffuse the second layer element(s) 42 into the aluminum alloy layer 38.

In another preferred embodiment of the present invention, second insulation layer 78 can be deposited on homogeneous aluminum alloy layer 50 to create a multilevel wiring structure 70, as shown in Fig. 6. A third insulation layer 72 can be deposited between the second insulation layer 78 and the homogeneous aluminum alloy layer 50 to provide insulation between wiring structures being formed. Once second insulation layer 78 is deposited, the aforementioned steps (previously described in conjunction with Figs. 3 through 5) are repeated to form a structure comprising second homogeneous aluminum alloy layer 74 which fills second hole 76 formed within second insulating layer 78. In carrying out reflow of second homogeneous aluminum alloy layer 74 into second holes 76 formed in the second insulating layer 78, attention should be directed to avoidance of any disturbance, such as reflow of previously-formed homogeneous aluminum alloy layer 50 of underlying hole 37. Due to the relatively higher melting point of homogeneous aluminum alloy layer 50 as compared to the low melting-point aluminum material initially being deposited within second hole 76, use of irradiation, either solely or in combination with heating of the second insulating layer by the heater to a temperature slightly above the melting point of the low melting-point aluminum material, is effective in preventing such reflow of existing hole fill materials.

While the hole fill method of the present invention has been described in terms of various preferred embodiments, it is understood that other methods could be adopted by one skilled in the art. For example, various deposition techniques, such as ion deposition, could be employed to deposit the aluminum alloy or second (dopant) layers. Where plasma-dependent deposition is employed, various inert gases could be used for generation of ion plasmas. Where alloys are deposited through PVD techniques, a single target consisting of an alloy can be used or individual targets, each containing individual metals which comprise the alloy, can be used to deposit the selected alloy in the desired

constituent ratios. Accordingly, it is understood that the scope of the invention is not to be limited except as otherwise set forth in the claims.

## CLAIMS

### What is claimed is:

1. A semiconductor device structure having a homogenous aluminum alloy material within contact holes in an insulating layer overlying a substrate, the semiconductor device structure formed by the method comprising:
  - depositing an aluminum material on an exposed surface of the insulating layer and over the contact holes;
  - heating the aluminum material to reflow the aluminum material into the contact holes so as to at least partially fill the contact holes;
  - applying pressure to the aluminum material to completely fill the contact holes;
  - depositing a different metal material on the aluminum material over the contact holes; and
  - diffusing the different metal material into the aluminum material to form a homogeneous aluminum alloy fill material in the contact holes.
2. The semiconductor device structure of claim 1, wherein depositing an aluminum material comprises physical vapor deposition of the aluminum material.
3. The semiconductor device structure of claim 1, wherein heating and applying pressure to the aluminum material are executed simultaneously.
4. The semiconductor device structure of claim 1, wherein heating the aluminum material comprises heating the aluminum material with a heater.
5. The semiconductor device structure of claim 4, wherein the aluminum material is heated to about 400°C.
6. The semiconductor device structure of claim 1, wherein heating the aluminum material comprises irradiating the aluminum material with argon plasma.

7. The semiconductor device structure of claim 1, wherein heating the aluminum material comprises simultaneously heating the aluminum material with a heater and irradiating the aluminum material with argon plasma.

5 8. The semiconductor device structure of claim 1, wherein applying pressure comprises introducing the semiconductor device into a high pressure chamber and pressurizing the high pressure chamber.

10 9. The semiconductor device structure of claim 8, further comprising maintaining the temperature within the high pressure chamber at about 400°C.

10. The semiconductor device structure of claim 8, wherein the high pressure chamber is pressurized to more than 500 atm.

15 11. The semiconductor device structure of claim 1, wherein depositing a different metal material comprises physical vapor deposition of the different metal material.

20 12. The semiconductor device structure of claim 1, wherein depositing a different metal material comprises vacuum evaporation deposition of the different metal material.

25 13. The semiconductor device structure of claim 1, wherein the different metal material comprises a metal alloy.

14. The semiconductor device structure of claim 1, wherein the different metal material comprises a substantially pure metal.



15. The semiconductor device structure of claim 14, wherein the substantially pure metal comprises copper.

16. The semiconductor device structure of claim 15, wherein the copper is deposited on the aluminum material through an electroless plating process.

17. The semiconductor device structure of claim 14, wherein the substantially pure metal comprises nickel.

18. The semiconductor device structure of claim 17, wherein the nickel is deposited on the aluminum material through an electroless plating process.

19. The semiconductor device structure of claim 1, wherein diffusing the different metal material comprises heating the different metal material to diffuse the different metal material into the aluminum material.

20. The semiconductor device structure of claim 19, wherein heating the different metal material comprises irradiating the different metal material with argon plasma.

21. The semiconductor device structure of claim 19, wherein heating the different metal material comprises simultaneously heating the different metal material with a heater and irradiating the different metal material with argon plasma.

22. The semiconductor device structure of claim 1, wherein diffusing the different metal material comprises annealing the different metal material to diffuse the different metal material into the aluminum material.

23. A semiconductor assembly formed by the method comprising:  
providing a semiconductor substrate having an insulating layer overlying the  
semiconductor substrate, the insulating layer having contact holes formed  
therein;  
5 simultaneously depositing and heating an aluminum material on an outer surface of  
the insulating layer and over the contact holes;  
applying pressure to the aluminum material to completely fill the contact holes;  
depositing a different metal material on the aluminum material; and  
diffusing the different metal material into the aluminum material to form a  
10 substantially homogeneous aluminum alloy fill material in the contact holes.

24. The semiconductor assembly of claim 23, wherein depositing an aluminum  
material comprises physical vapor deposition of the aluminum material.

25. The semiconductor assembly of claim 23, wherein heating the aluminum  
material comprises irradiating the aluminum material with argon plasma.

26. The semiconductor assembly of claim 23, wherein heating the aluminum  
material comprises simultaneously heating the aluminum material with a heater and  
irradiating the aluminum material with argon plasma.

27. The semiconductor assembly of claim 23, wherein applying pressure  
comprises introducing the semiconductor device into a high pressure chamber and  
pressurizing the high pressure chamber.

28. The semiconductor assembly of claim 27, further comprising maintaining  
the temperature within the high pressure chamber at about 400°C.

29. The semiconductor assembly of claim 27, wherein the high pressure chamber is pressurized to more than 500 atm.

30. The semiconductor assembly of claim 23, wherein depositing a different metal material comprises physical vapor deposition of the metal material.

31. The semiconductor assembly of claim 23, wherein depositing a different metal material comprises vacuum evaporation deposition of the different metal material.

32. The semiconductor assembly of claim 23, wherein the different metal material comprises a metal alloy.

33. The semiconductor assembly of claim 23, wherein the different metal material comprises a substantially pure metal.

34. The semiconductor assembly of claim 33, wherein the substantially pure metal comprises copper.

35. The semiconductor assembly of claim 34, wherein the copper is deposited on the aluminum material through an electroless plating process.

36. The semiconductor assembly of claim 33, wherein the substantially pure metal comprises nickel.

37. The semiconductor assembly of claim 36, wherein the nickel is deposited on the aluminum material through an electroless plating process.

38. The semiconductor assembly of claim 23, wherein diffusing the different metal material comprises heating the different metal material sufficiently to diffuse the metal material into the aluminum material.

5 39. A semiconductor assembly having an aluminum-containing material within contact holes in an insulating layer overlying a substrate, the semiconductor assembly formed by the method comprising:

providing a semiconductor substrate having a dielectric layer overlying a semiconductor substrate, the insulating layer having contact holes extending therethrough;

10 filling the contact hole with a metal material including aluminum as a major constituent; and

modifying the characteristics of the metal material by diffusing at least a second metal material thereinto.

15 40. The semiconductor assembly of claim 39, wherein the metal material comprises an alloy containing aluminum and at least one metal selected from the group consisting of copper, silver, zinc, nickel, and tin.

20 41. The semiconductor assembly of claim 39, wherein the second metal material is selected from the group consisting of copper, silver, zinc, tin, nickel, and magnesium.

25 42. The semiconductor assembly of claim 39, wherein filling the contact hole comprises physical vapor deposition of the metal material.

43. The semiconductor assembly of claim 39, further comprising depositing at least one second metal material onto the metal material through physical vapor deposition.


44. The semiconductor assembly of claim 39 further comprising depositing at least one second metal material onto the metal material through vacuum evaporation deposition.

## ABSTRACT OF THE DISCLOSURE


An improved semiconductor device structure comprises insertion of a semiconductor wafer into a high-pressure heated chamber and the deposition of a low-melting point aluminum material into a contact hole or via and over an insulating layer overlying a substrate of the wafer. The wafer is heated up to the melting point of the aluminum material and the chamber is pressurized to force the aluminum material into the contact holes or vias and eliminate voids present therein. A second layer of material, comprising a different metal or alloy, which is used as a dopant source, is deposited over an outer surface of the deposited aluminum material layer and allowed to diffuse into the aluminum material layer in order to form a homogenous aluminum alloy within the contact hole or via. A semiconductor device structure made according to the method is also disclosed.

N:\2269\3025 1\div pat app wpd 2/1/00


009T20"40290560



**Fig. 1**  
**(PRIOR ART)**



**Fig. 2**  
**(PRIOR ART)**



**Fig. 3**






Fig. 4




Fig. 5




Fig. 6




Fig. 7

## DECLARATION FOR PATENT APPLICATION (WITH POWER OF ATTORNEY)

As an inventor named below or on any attached continuation page, I hereby declare that:

My residence, post office address and citizenship are as stated next to my name.

I believe that I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled CONTACT/VIA FORCE FILL TECHNIQUES AND RESULTING STRUCTURES, the specification of which (check one):

☒ is attached hereto.

☐ was filed on \_\_\_\_\_ as United States application serial no. \_\_\_\_\_ and was amended on \_\_\_\_\_.

☐ was filed on \_\_\_\_\_ as PCT international application no. \_\_\_\_\_ and was amended under PCT Article 19 on \_\_\_\_\_.

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose to the U.S. Patent and Trademark Office all information known to me to be material to the patentability of the subject matter claimed in this application, as "materiality" is defined in Title 37, Code of Federal Regulations § 1.56.

I hereby claim foreign priority benefits under Title 35, United States Code, § 119(a)-(d) or § 365(b) of any foreign application(s) for patent or inventor's certificate or § 365(a) of any PCT international application(s) designating at least one country other than the United States of America listed below and on any attached continuation page and have also identified below and on any attached continuation page any foreign application for patent or inventor's certificate or any PCT international application(s) designating at least one country other than the United States of America having a filing date before that of the application(s) on which priority is claimed.

Prior foreign/PCT application(s):

(number)	(country)	(day/month/year filed)	Priority Claimed	
			Yes	No
_____	_____	_____	_____	_____
_____	_____	_____	_____	_____

I hereby claim the benefit under Title 35, United States Code, § 120 of any United States application(s) or § 365(c) of PCT international application(s) designating the United States of America listed below and on any attached continuation page and, insofar as the subject matter of each of the claims of this application is not disclosed in any such prior application in the manner provided by the first paragraph of Title 35, United States Code, § 112, I acknowledge the duty to disclose to the U.S. Patent and Trademark Office all information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations § 1.56 which became available between the filing date of such prior application and the national or PCT international filing date of this application:

_____ (application serial no.)	_____ (filing date)	_____ (status - pending, patented or abandoned)
_____ (application serial no.)	_____ (filing date)	_____ (status - pending, patented or abandoned)

I hereby claim the benefit under Title 35, United States Code, § 119(e) of any United States provisional application(s) listed below:

_____ (provisional application no.)	_____ (filing date)
_____ (provisional application no.)	_____ (filing date)
_____ (provisional application no.)	_____ (filing date)

I hereby appoint the following Registered Practitioners to prosecute this application and to transact all business in the Patent and Trademark Office connected therewith:

David V. Trask, Reg. No. 22,012  
Laurence B. Bond, Reg. No. 30,549  
Allen C. Turner, Reg. No. 33,041  
Robert G. Winkle, Reg. No. 37,474  
Kenneth E. Horton, Reg. No. 39,481  
Michael L. Lynch, Reg. No. 30,871

William S. Britt, Reg. No. 20,969  
Joseph A. Walkowski, Reg. No. 28,765  
Kent S. Burningham, Reg. No. 30,453  
Patrick McBride, Reg. No. 39,295  
Brick G. Power, Reg. No. 38,581  
Lia M. Pappas, Reg. No. 34,095

Thomas J. Rossa, Reg. No. 26,799  
James R. Duzan, Reg. No. 28,393  
Julie K. Morriss, Reg. No. 33,263  
Edgar R. Cataxinos, Reg. No. 39,931  
Kenneth C. Booth, Reg. No. P-43,342

Address all correspondence to:

Edgar R. Cataxinos, telephone no. (801) 532-1922.  
TRASK, BRITT & ROSSA  
P.O. BOX 2550  
Salt Lake City, Utah 84110

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full name of sole inventor: Trung T. Doan

Inventor's signature \_\_\_\_\_

Residence: Boise, Idaho

Citizenship: U.S.A.

Post Office Address: 1574 Shenandoah Drive, Boise, Idaho 83712

Date

9/2/98